Regviz

Freescale Semiconductor /MK70F15WS /LCDC /LICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LICR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK70F15WS/LCDC/LICR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)INTCON 0 (RESERVED)RESERVED 0 (0)INTSYN 0 (RESERVED)RESERVED 0 (0)GW_INT_CON 0 (RESERVED)RESERVED

INTCON=0, GW_INT_CON=0, INTSYN=0

Description

LCDC interrupt configuration register

Fields

INTCON

Interrupt condition

0 (0): Interrupt flag is set when the end of frame (EOF) is reached.

1 (1): Interrupt flag is set when the beginning of frame (BOF) is reached.
RESERVED

no description available
INTSYN

Interrupt source

0 (0): Interrupt flag is set on loading the last/first data of frame from memory.

1 (1): Interrupt flag is set on output of the last/first data of frame to LCD panel.
RESERVED

no description available
GW_INT_CON

Graphic window interrupt condition

0 (0): Interrupt flag is set when end of graphic window is reached.

1 (1): Interrupt flag is set when beginning of graphic window is reached.
RESERVED

no description available

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data